

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau(43) International Publication Date
30 January 2003 (30.01.2003)

PCT

(10) International Publication Number
WO 03/009345 A2

(51) International Patent Classification⁷: H01L 21/00 (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZM, ZW.

(21) International Application Number: PCT/US02/21942

(22) International Filing Date: 12 July 2002 (12.07.2002)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
60/305,140 16 July 2001 (16.07.2001) US
10/135,405 1 May 2002 (01.05.2002) US

(71) Applicant: APPLIED MATERIALS, INC. [US/US];
P.O. Box 450A, Santa Clara, CA 95052 (US).

(72) Inventors: REISS, Terry, P.; 385 Bay Street, San Jose, CA 95123 (US). SHANMUGASUNDRAM, Arulkumar, P.; 428 Madera Avenue #10, Sunnyvale, CA 94086 (US). SCHWARM, Alexander, T.; 9303 La Puente Drive, Austin, TX 78749 (US).

(74) Agents: ALTER, Scott, M. et al.; Hale and Dorr LLP, 1455 Pennsylvania Avenue, N.W., Washington, DC 20004 (US).

(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:
— without international search report and to be republished upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.



WO 03/009345 A2

(54) Title: INTEGRATION OF FAULT DETECTION WITH RUN-TO-RUN CONTROL

(57) Abstract: Semiconductor wafers are processed in conjunction with a manufacturing execution system using a run-to-run controller and a fault detection system. A recipe is received from the manufacturing execution system by the run-to-run controller for controlling a tool. The recipe includes a setpoint for obtaining one or more target wafer properties. Processing of the wafers is monitored by measuring processing attributes including fault conditions and wafer properties using the fault detection system and one or more sensors. Setpoints of the recipe may be modified at the run-to-run controller according to the processing attributes to maintain the target wafer properties, except in cases when a fault condition is detected by the fault detection system. Thus, data acquired in the presence of tool or wafer fault conditions are not used for feedback purposes. In addition, fault detection models may be used to define a range of conditions indicative of a fault condition. In these cases, the fault detection models may be modified to incorporate, as parameters, setpoints of a recipe modified by a run-to-run controller.

1

INTEGRATION OF FAULT DETECTION WITH RUN-TO-RUN CONTROL

CROSS REFERENCE TO RELATED APPLICATION

This application claims priority from U.S. Application Serial No. 10/135,405, filed on May 1, 2002, and U.S. Provisional Application Serial No. 60/305,140, filed on July 16, 2001, both of which are 5 incorporated herein by reference.

FIELD OF THE INVENTION

The present invention relates generally to semiconductor manufacture. More particularly, the present invention relates to techniques for manufacturing semiconductors by integrating fault detection concepts with run-to-run control.

10 BACKGROUND OF THE INVENTION

In typical semiconductor manufacturing processes, semiconductor wafers, or simply wafers, are advanced through a number of stations within what is referred to as a fab. At each location in this assembly line-like process, processing equipment or tools perform processing operations to modify the wafers. For example, one tool may add various layers onto the wafers (e.g., a deposition tool) while 15 another may modify the layers (e.g., etching tools) to form a completed semiconductor product.

As they are moved through the assembly line, periodic quality checks are performed on the wafers. The quality checks typically include measuring widths of microscopic lines and film thicknesses on the wafer for aberrations. With many of the quality checks, the measurements can only be made after the wafers have undergone processing operations subsequent to those responsible for 20 producing the aberrations. Furthermore, a period of time and a number of process steps typically pass between the introduction of the aberration and their detection. Thus, a number of processes may be performed on a wafer even after an aberration has been introduced. Similarly, a tool may continue processing wafers even after it has begun introducing aberrations. In either case, a number of wafers must be scrapped.

25 Conventional techniques are known for addressing some of these problems. Two examples include run-to-run control and fault detection.

Generally speaking, run-to-run control addresses process output drifts (i.e., drifts from process targets) by using data from outgoing and incoming wafers with modeling techniques to adjust process 30 parameters. These drifts relate to slight changes in the way the tool produces output due to normal tool use. For example, with chemical mechanical polishing (CMP) processes, polishing pads used to reduce film thickness wear out over time. As a result, worn polishing pads inevitably require more time than new pads to produce a desired thickness. Run-to-run control may be used to address these types of problems by adjusting a process parameter such as polishing time to account for issues such as wear on a polishing pad.

Run-to-run control uses metrology data taken at one or more process steps to adjust process recipes (i.e., a set of predefined process parameters required to effectuate a processing outcome) on a run-to-run basis. A run may constitute one or more steps of a manufacturing process of a wafer. It may include a batch of wafer lots, a single lot or even a single wafer, depending on the particular needs and 5 capabilities of the process step and the fab. In general, run-to-run control uses the data measured at each process or tool to keep wafer properties (e.g., film thickness, uniformity, etc.) close to their nominal values by making slight modifications or adjustments to the setpoints in each tool's recipe. In typical cases, data taken during or immediately after a process step on a particular tool is fed back to adjust the recipe for the following run. Similarly, data may be sent to the next tool to adjust 10 downstream recipes. In this manner, run-to-run control may be used to address process output drifts.

While run-to-run control may be used to address process drifts, it is inadequate for situations where a tool is simply no longer capable of producing an acceptable product, regardless of adjustments made to the recipe setpoints. Similarly, run-to-run control does not address situations where a wafer contains a flaw. These situations are termed tool or wafer property faults. A tool that has experienced a 15 fault or failure condition causes the introduction of aberrations or flaws into the wafers. Similarly, a wafer property fault indicates a condition on the wafer that is beyond repair. A number of methods may be used to detect these conditions. For example, a significant drop in temperature from the temperature required to perform the given process operation may signify a fault. Another example of a fault condition may be a spike in a flow rate of a process material. In these instances, run-to-run controllers 20 treat the fault as a drift and attempt to remedy the situation by adjusting the tool's recipe even though the adjustments simply are not capable of addressing the problem. Thus, instead of returning the tool to acceptable operating conditions, the tool continues to introduce aberrations in subsequent wafers or continues processing a flawed wafer thereby resulting in additional waste.

Fault detection, in contrast to run-to-run control, monitors process equipment parameters and 25 wafer attributes to detect tool and wafer property failure or fault conditions. Fault detection systems collect process data and analyze the data for an abnormality or fault during the operation of the process equipment. If a fault is detected, the fault detection system may have various methods of reacting. For example, the system may notify an equipment operator or even terminate execution of process equipment.

30 While fault detection is adequate for dealing with tool or wafer property failure situations, it does nothing to address process drifts. Thus, until a tool or process fails, fault detection systems remain silent and allow the tools to drift from optimal operating conditions.

As such, it is apparent that a need exists for increasingly efficient techniques for processing 35 wafers. More particularly, what is needed is a system that is capable of addressing both process drifts and fault conditions.

SUMMARY OF THE INVENTION

The present invention addresses the problems described above by integrating run-to-run and fault detection techniques. Specifically, semiconductor wafers and other items are processed in conjunction with a manufacturing execution system using a run-to-run controller and a fault detection system. Initially, and in accordance with one more embodiments of the present invention, a recipe is received from the manufacturing execution system by the run-to-run controller for controlling a tool. This recipe includes a setpoint for obtaining one or more target wafer properties. From there, processing of the wafers is monitored by measuring processing attributes including fault conditions and wafer properties using the fault detection system and/or a sensor. These processing attributes are forwarded from the fault detection system to the run-to-run controller. As a result, setpoints of the recipe may be modified by the run-to-run controller according to the processing attributes to maintain the target wafer properties, except in cases when a fault condition is detected by the fault detection system.

In another (or parallel) embodiment, wafers are also processed according to a recipe. This recipe includes at least one setpoint for obtaining one or more target wafer properties. This technique also includes measuring wafer properties, and detecting conditions indicative of a fault condition (e.g., either wafer or equipment faults). If a fault condition is not detected, the setpoint of the recipe is modified according to the measured wafer properties to maintain the target wafer properties. In some embodiments, if a fault condition is detected, the process is terminated.

In other (or parallel) embodiments, wafer properties may be measured before execution of processing. In still yet other (or parallel) embodiments, two or more setpoints of the recipe, which may include temperature, pressure, power, processing time, lift position and flow rate of a material, are modified.

In other (or parallel) embodiments, fault detection models may be used to define a range of conditions indicative of a fault condition. In these embodiments, the fault detection models may be modified to incorporate, as parameters, setpoints of a recipe modified by a run-to-run controller.

BRIEF DESCRIPTION OF THE DRAWINGS

Various objects, features, and advantages of the present invention can be more fully appreciated as the same become better understood with reference to the following detailed description of the present invention when considered in connection with the accompanying drawings, in which:

FIG. 1 is a hardware block diagram representation of at least one example of a portion of a semiconductor manufacturing system utilizable for implementing at least some of the concepts of the present invention;

FIG. 2 illustrates at least one example of a control system implementable by the semiconductor manufacturing system of FIG. 1 for producing semiconductor wafers;

FIG. 3 depicts at least one example of a process implementable for controlling a manufacturing process of one or more embodiments of the present invention;

FIG. 4 depicts at least one example of a process utilizable for implementing a run-to-run control procedure of one or more embodiments of the present invention;

FIG. 5 depicts at least one example of a process utilizable for implementing a fault detection control procedure of one or more embodiments of the present invention;

5 FIG. 6 is a high-level block diagram depicting aspects of computing devices contemplated as part of and for use with one or more embodiments of the present invention; and

FIG. 7 illustrates one example of a memory medium which may be used for storing a computer implemented process of one or more embodiments of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

10 In accordance with one or more embodiments of the present invention, a technique is provided for processing semiconductor wafers in conjunction with a manufacturing execution system using a run-to-run controller and a fault detection system. More particularly, the manufacturing execution system transfers a recipe to the run-to-run controller for controlling a tool. This recipe includes a setpoint for obtaining one or more target wafer properties. In addition, the fault detection system monitors processing of the wafers by measuring processing attributes including fault conditions and wafer properties. The run-to-run controller modifies the setpoints of the recipe according to the processing attributes (received from the fault detection system as well as e.g., other information gathering sources) to maintain the target wafer properties, except in cases when a fault condition is detected by the fault detection system.

20 FIG. 1 depicts at least one example of a hardware block diagram representation of a portion of a semiconductor manufacturing system 100 utilizable for implementing at least one or more aspects of the present invention. As shown in FIG. 1, semiconductor manufacturing system 100 includes, among other components, a fault detection system 110, a run-to-run controller 120, and one or more pieces of process equipment or tools 150, each interconnected via network 130. As mentioned above, fault detection system 110 is responsible for monitoring one or more tools 150 and wafers for purposes of detecting fault conditions. Run-to-run controller 120 is responsible for modifying tool recipes for purposes of increasing manufacturing efficiency. Although FIG. 1 depicts fault detection system 110 and run-to-run controller 120 as being separate or distinct components, one or more embodiments of the present invention contemplate implementing fault detection system 110 and run-to-run controller 120 in 25 a single computing node.

30 In addition to run-to-run controller 120 and fault detection system 110, one or more embodiments of the present invention contemplate that any number of metrology tools or sensors 190 may be positioned upstream or downstream from each of the one or more tools 150 for measuring wafer properties immediately before or after processing by the one or more tools 150. Metrology tools 190, if utilized, may be linked to the remainder of system 100 via network 130. Similarly, input wafer properties may also be received from an upstream or feed-forward tool (e.g., a tool positioned upstream from another tool). Thus, the properties may be measured by sensors at another tool at the end of or 35

In addition to run-to-run controller 120 and fault detection system 110, one or more

embodiments of the present invention contemplate that any number of metrology tools or sensors 190 may be positioned upstream or downstream from each of the one or more tools 150 for measuring wafer properties immediately before or after processing by the one or more tools 150. Metrology tools 190, if utilized, may be linked to the remainder of system 100 via network 130. Similarly, input wafer properties may also be received from an upstream or feed-forward tool (e.g., a tool positioned upstream from another tool). Thus, the properties may be measured by sensors at another tool at the end of or

during a previous manufacturing step and forwarded for use in the instant tool. Examples of such metrology tools 190 include the RS-75™ offered by KLA-Tencor of San Jose, California.

The one or more tools 150 may be any number of different types of tools utilized for processing a wafer to produce a desired output. Examples include CMP, lithography, deposition, or etching tools, 5 and the like. In one or more embodiments of the present invention, the one or more tools can include a controller 152, any number of process chambers 154, and a wafer measurement subsystem 156. As will be discussed in greater detail below, controller 152 utilizes information from fault detection system 110 and run-to-run controller 120 to process the wafers. In operation, incoming wafers 160 are initially moved into process chamber 154. From there, the wafers are processed and subsequently moved out of 10 the tool. Examples of some process chambers include dual plasma etch chambers and CMP polishing chambers.

Wafer measurement subsystem 156 is used to measure wafer properties before, during and/or after wafer processing. These properties depend on the type of tool(s) at issue, and may include film thickness, uniformity, and the like. Wafer measurement subsystem 156 may include in situ sensors 15 capable of measuring wafer parameters in real-time during processing. Similarly, wafer measurement subsystem 156 may include an integrated or inline sensor located within or proximate to process chambers 154 for near real-time measurements. Examples of in situ sensors include the In Situ Removal Monitor offered by Applied Materials, Inc. of Santa Clara, California. Examples of integrated or inline sensors include tools integrated with metrology techniques (e.g., Nova 2020™ offered by 20 Nova Measuring Instruments, Ltd. of Rehovot, Israel or Nano 9000™ offered by Nanometric of Santa Clara, California).

Generally speaking, the one or more tools 150 performs operations on incoming wafers 160 in accordance with a process recipe, or, in other words, a set of predefined process parameters required to effectuate a processing outcome. For example, a typical recipe may dictate one or more setpoints for 25 any number of processes required to effect a desired output. Thus, a recipe may identify the required temperature, pressure, power, processing time, lift position and flow rate of a material needed to produce a particular wafer result. In addition, other properties may be included as well. In accordance with one or more embodiments of the present invention, controller 152 utilizes information received from, for example, upstream metrology tools and previous operations or runs of the one or more tools 30 150 to modify these recipes, when necessary. Thus, a measured film thickness of an incoming wafer may be provided to controller 152 along with the results of previous runs prior to processing. This information, then, may be used by controller 152 to modify one or more setpoints of the process recipe to increase production efficiency.

During processing, wafer measurement subsystem 156 may be utilized to measure any number 35 of wafer properties. In addition, wafer properties may also be measured immediately before or after processing. In one or more embodiments of the present invention, subsystem 156 may be used to detect completion of processing (e.g., via endpoint detection and the like). Once processing has been

completed, the wafers are moved out of process chamber 154 to, for example, a downstream tool. Any wafer properties collected upon completion of processing, either by wafer measurement subsystem 156 or another metrology tool, may be forwarded to a downstream tool. Similarly, the measured properties may be forwarded to controller 152, fault detection system 110, and/or run-to-run controller 120 for use in modifying future runs. As will be discussed below, the data forwarded to fault detection system 110 and run-to-run controller 120 may be analyzed for detecting any fault conditions and for use in modifying subsequent process recipes.

Referring to FIG. 2, one example of a control system 200 implementable by semiconductor manufacturing system 100 is illustrated. As shown in FIG. 2, control system 200 includes a control process 210, fault detection process 220, run-to-run process 230, and wafer measurement process 240. Control process 210 controls operation of one or more of tools 150, using, for example, a control algorithm or the like. For instance, control process 210 may be responsible for selecting a tool or process recipe used to process a wafer. This process recipe may be inputted or downloaded into system 200 by, for example, a process engineer or the like. The recipe identifies, in part, a desired outcome or final product to be produced, as specified by any number of target properties. These target properties may include for example a final desired film thickness to be produced by a CMP tool. In addition, control process 210 also receives any number of pre wafer measurements 214 from, for example, an upstream metrology tool. These measurements describe to control process 210 the characteristics of an incoming wafer, and are used to determine the recipe setpoints, as will be discussed below.

Using these inputs (i.e., recipe 212 and measurements 214), control process 210 generates specific setpoints for effecting a desired outcome. As known to those skilled in the art, control process 210 analyses the target properties and measurements 214 using, for example, a model for predicting the expected outputs based on certain inputs. In this case, the target properties, (e.g., film thickness) and prewafer measurements (e.g., an actual thickness) are entered. Then, based on a model the setpoints required to obtain the desired target properties may be predicted. In one or more embodiments of the present invention, the model may be entered or implemented by, for example, a process engineer or the like during a system initialization phase. Generally speaking, any suitable semiconductor wafer manufacturing model may be utilized.

In use, the measurements of any number of wafer properties are collected before, during and/or after processing by wafer measurement system 240. These properties are then forwarded to run-to-run process 230. Run-to-run process 230 analyzes the wafer properties measured by wafer measurement system 240 and determines whether any modifications can be made to the tool's process recipe (via e.g., control process 210) to increase efficiency. To illustrate, as described above, in a CMP polishing operation, polishing pads tend to wear out with use. As a result, worn polishing pads require greater polishing times than new pads to obtain a particular film thickness. Run-to-run process 230 may be used to recognize that a greater amount of time is required and direct the polishing tool to increase its polishing time when needed (e.g., when a pad has worn out). Thus, the results of the run-to-run

process's analysis may be forwarded to control process 210 for use in addressing process drifts in subsequent operations.

In accordance with one or more embodiments of the present invention, fault detection process 220 is used by system 200 to detect fault conditions. As will be described in greater detail below, fault 5 detection process 220 uses data collected by, for example, in situ or integrated sensors during processing. One or more embodiments envision that a fault detection index is generated for these purposes. Specifically, this index may be utilized by control process 210 to determine whether to make adjustments to the process recipes. For instance, the fault detection index and the results of the analysis produced by run-to-run control process 230, which together constitute at least some of the processing 10 attributes used by the invention, are forwarded to control process 210 and analyzed to determine whether a change should be made to the process recipes. For example, run-to-run control process 230 generates modifications to a recipe and fault detection process 220 identifies instances where the modification should or should not be implemented. Accordingly, control process 210 is able to modify a recipe only when appropriate (i.e., when the tool recipe may be adjusted in a manner that remedies an 15 addressable problem or inefficiency). Thus, system 200 is able to refrain from implementing modifications generated according to run-to-run techniques under "fault" conditions.

FIG. 3 depicts at least one example of a process implementable for controlling a manufacturing process of the present invention. Referring now to Fig. 3 (in conjunction with Fig. 1), in at least this embodiment, processing commences with the step of measuring wafer properties (STEP 304). 20 Specifically, the pre process wafer properties may be measured prior to their arrival at the tool (e.g., one or more tools 150). As discussed above, any of post measurement sensors located at upstream tools, in situ sensors, integrated or inline sensors, or other analogous devices may be utilized. Any number of wafer properties may be measured at this point, including, for example, film thickness, uniformity, critical dimensions, particle counts, etc. After measuring these wafer properties, the data is forwarded 25 to run-to-run controller 120 (STEP 308).

In conjunction with the forwarding of the measured data to run-to-run controller 120, the corresponding wafer is delivered to one or more tools 150 with any associated process information (STEP 312). In addition, a manufacturing execution system (MES) transmits information relating to and identifying the particular recipe(s) to be utilized by the one or more tools 150 for processing the 30 wafer. As known to those of ordinary skill in the art, the MES may identify the particular chambers to be used, any process sequences, routing information in the tool, settings, etc. Similarly, the MES is typically responsible for automating, integrating, and coordinating each of the processes and resources required to execute or produce an output product.

Subsequently, one or more tools 150 executes its manufacturing process (STEP 316). More 35 particularly, one or more tools 150 processes the wafer in accordance with the information received from the MES in conjunction with any information provided by run-to-run controller 120 and/or fault

detection system 110. As will be discussed below, the information received from run-to-run controller 120 may be used to modify or adjust the recipe provided by the MES in the absence of faults.

During execution of the process, as will be discussed below, fault detection system 110 monitors the tool for tool faults or tool failures and the wafers for wafer property failures (STEP 320).

5 The analysis conducted by fault detection system or, in other words, whether a fault is detected, is forwarded to run-to-run controller 120 (STEP 324). For example, a fault detection index may be passed to controller 120 (from fault detection system 110) for identifying the presence or absence of a fault. In accordance with one or more embodiments of the present invention, this information is then used to determine those instances where a recipe should (and should not) be modified according to run-to-run
10 techniques.

After the tool process has completed execution, the wafer is measured in a post process measurement step (STEP 328). In one or more embodiments of the present invention, the measurements may be made using an integrated sensor on the tool. Similarly, other types of sensors may also be used. This information is then utilized to modify subsequent recipes, as discussed herein.

15 In accordance with one or more embodiments of the present invention, and as mentioned above, run-to-run controller 120 modifies tool recipes using post process measurements in conjunction with fault detection information. Specifically, a determination is first made whether the process has experienced a tool or wafer property fault (STEP 332). For example, as will be discussed in greater detail below, a fault detection index (e.g., one or more numbers indicative of one or more conditions
20 existing on a wafer and/or tool) generated by fault detection system 110 is compared with a range of acceptable values by, for example, run-to-run controller 120. If the index is not acceptable a fault has occurred. If a fault has occurred, the post process measurements collected from the run during which the tool fault occurred are not used for purposes of modifying subsequent recipes (STEP 336). Furthermore, processing may terminate altogether. On the other hand, if the process determines that a
25 fault has not occurred, the recipe is modified under the run-to-run techniques of the present invention (STEP 340). In this manner, recipes are modified in those situations where a tool fault has not occurred.

30 FIG. 4 depicts at least one example of a process utilizable for implementing a run-to-run control procedure according to one or more concepts of the present invention. Initially, post process wafer properties from a previous process or tool are measured and forwarded to a tool in which the run-to-run and fault detection techniques of the present invention are to be implemented (STEP 404). The measurements may be taken from the upstream tool or from a metrology tool positioned after the upstream process but before the instant tool. Similarly, the measurements may be taken at the instant tool itself, or at any other analogous device or location before processing.

35 In certain instances, the upstream measurements may not be valid. For example, it may be too time consuming to measure each wafer in some tools or processes. In these situations, each wafer or run may not be measured. For example, it may be possible that measurements are not performed on

every second or third run. Post processing measurements from these wafers are therefore not valid or considered in the process. Thus, the upstream measurements are checked to determine whether they are valid measurements (STEP 408). If not, run-to-run controller 120 ignores the measured upstream measurements and continues processing using setpoints for previous runs (STEP 432). If valid, the measurements may be used in modifying the tool's processing recipe.

5 In accordance with at least some embodiments of the present invention, and as will be discussed in greater detail below, modifications to the recipe may be factored into a fault detection model as variables. In these embodiments, any recipe setpoint changes implemented by run-to-run controller 120 are forwarded to fault detection system 110, which in turn utilizes these recipe 10 modifications to identify new fault condition ranges. In this manner, fault detection system 110 may operate in a sensitive manner (i.e., adjusting the range of fault conditions to comport with any modified recipe setpoints) even when recipe changes have been implemented by run-to-run controller 120.

15 It should be understood that the specific steps and sequence thereof of the embodiments heretofore described and depicted are by way of example, and that other additions, omissions and configurations are also contemplated by the present invention. For example, it is envisioned that all processing attributes received by the run-to-run controller first pass through (or originate with) the fault detection system. In such embodiments, if a fault is detected, then rather than receiving any processing attributes, the run-to-run controller might only receive, e.g., a fault alert.

20 In accordance with one or more aspects of the present invention, and as discussed above, runs or wafers processed by tools that have experienced a tool fault or that have experienced a wafer property failure are not considered in run-to-run processes for subsequent runs. Thus, fault detection information regarding the processing tool is considered before continuing (STEP 416). Specifically, if a failure or fault condition in a previous run is detected, the tool's recipe is not modified (STEP 412). Furthermore, an error message may be displayed, and processing may halt altogether.

25 If a fault was not detected in a previous run, any necessary transformations to the data are performed (STEP 420). For instance, the raw data read by the sensors may be converted to a more meaningful form. As one example, a uniformity parameter may require a ratio between a number of measurements. Thus, in this example, a ratio of each of the measurements is calculated. Similarly, an average of film thicknesses would require a transformation to average all of the measured thicknesses. 30 Also, it is altogether possible that with certain measurements, no transformations are needed.

35 After performing any transformations (if necessary), a control process algorithm is executed for estimating the next predicted output (STEP 424). Generally speaking, the algorithm utilizes various modeling techniques, the tool recipe, and information relating to the incoming wafers and to previous process runs for establishing an output predicted to be produced by the tool. For example, by utilizing a model, a particular output film thickness may be predicted based on setpoints corresponding to parameters such as pressure, power, gas flow, etc.

Once the next outputs have been predicted by the control algorithm, the output is compared against specification limits (STEP 428). The specification limits indicate the acceptable limits of a wafer property. If the outputs are within the specification limits (i.e., if the predicted output is within an acceptable range), no modifications are needed and the same setpoints used in a previous run are again utilized (STEP 432). On the other hand, if the predicted output exceeds the specification limits, the predicted output is compared against the acceptable range of the tool (STEP 436). The range of the tool describes the attainable capabilities of the tool. If the predicted output cannot be brought within the specification limits because the tool range is insufficient, the desired results will therefore not be obtainable. In this case, the process ignores the results, displays an error message, and, for example, terminates processing (STEP 440).

If the predicted output is outside of the specification limits but within the tool range, a modification may be made to the tool recipe (STEP 444). In particular, one or more setpoints of the recipe are modified according to standard modeling techniques. In many cases, as known to those of ordinary skill in the art, these models are designed by process engineers and downloaded onto system 100 during an initialization phase of the facility. Once the adjustments required to obtain the desired product have been estimated, the process is executed (STEP 448). In this manner, in one or more embodiments of the present invention, the control algorithm utilizes one or more target wafer properties (i.e., desired outputs), measured incoming wafer properties, and modifications to a tool recipe as determined by run-to-run and fault detection techniques to efficiently produce semiconductor wafers.

FIG. 5 depicts at least one example of a process utilizable for implementing a fault detection control procedure according to one or more embodiments of the present invention. Initially, fault detection system 110 identifies the recipe implemented on a tool or process (STEP 504). In accordance with the recipe being utilized, a fault detection model is built or selected (STEP 508). As known to those of ordinary skill in the art, fault detection models may be used to define a range of conditions indicative of a fault condition. Thus, a model specifically associated with a recipe is utilized.

After selecting a fault detection model, the manufacturing process commences, during which sensors are utilized to collect wafer properties such as film thickness, uniformity, etc. in real time. Alternatively, the wafer properties may be collected before or after a process. These properties are compared against the fault detection model to produce a fault detection index or fault event (i.e., a trigger). As known to those of ordinary skill in the art, any number of methods may be used to generate the fault detection index. For example, any of statistical process control, neural network, or model based analysis techniques and the like may be utilized. The index represents the optimality of the wafers being produced by the tool. Thus, the index may be compared against a predetermined value to indicate a tool fault or tool failure. As discussed above, this index constitutes at least a portion of the wafer processing attributes used by the present invention in optimizing wafer production. For example, also as discussed above, run-to-run controller 120 may ignore measured wafer properties from runs produced by tools that have experienced a fault condition.

As mentioned briefly above, at least some embodiments of the present invention contemplate factoring modifications to the recipe made by run-to-run controller 120 into the fault detection model as independent parameters. In this manner, fault detection system 110 may be able to redefine a range of fault conditions to accommodate recipe changes to increase system sensitivity.

5 More specifically, fault condition boundaries may be redefined according to, and to account for, changes or modifications to recipe setpoints. In particular, by adjusting fault condition ranges according to recipe setpoint modifications, a narrower range of fault conditions may be implemented in the fault detection model. In at least some embodiments of the present invention, fault condition ranges may be set according to a fixed distance from a recipe setpoint. Thus, in these embodiments, a
10 modification to a setpoint results in a corresponding modification to the fault condition range.

As an example, in a single dimensional case, a fixed recipe setpoint for obtaining a particular target property is set at an initial value (e.g., fifty units). According to the fault detection model associated with this recipe, fault conditions boundaries may be set initially at a given range (e.g., forty-eight and fifty-two units). Thus, actual wafer property measurements outside the given range (e.g.,
15 above fifty-two and below forty-eight units) result in a fault condition. Under these fault conditions, as discussed above, processing may, for example, terminate.

During processing, modifications to a recipe setpoint may be made by run-to-run controller 120 to address a process output drift. Thus, in the above example, run-to-run controller 120 may increase the recipe setpoint (e.g., from fifty to fifty-three units), thereby inadvertently resulting in a fault
20 condition. To account for normal run-to-run modifications, one solution would be to increase the range of fault conditions (e.g., to forty-three and fifty-seven units). However, this solution desensitizes the fault detection capability. To alleviate this issue, embodiments of the present invention contemplate incorporating the modified setpoints into the fault detection models to generate fault condition boundaries based on a distance from the setpoint. In this manner, system sensitivity is not
25 compromised by integrating run-to-run techniques with fault detection concepts. Thus, in this example, the range of fault conditions would be reset at fifty one to fifty one to fifty five.

Multi-dimensional scenarios of integration are similar. In these cases, the non-fault condition regions may be viewed as a distance from the coordinates of the multi-dimensional setpoint. When one or more of the coordinates defining the setpoint in a recipe is modified by run-to-run controller 120, the
30 range of fault condition boundaries may be redefined as a function of the manipulated recipe parameters.

Additionally, in at least some embodiments of multiple input, multiple output scenarios, a distance between a predicted output value and an actual measured output value may be used as a metric for fault detection. Thus, the difference between the predicted and actual values may be used to
35 determine the fault condition boundaries.

FIG. 6 illustrates a block diagram of one example of the internal hardware of potentially any of the components of system 100 of FIG. 2, examples of which include any of a number of different types

of computers such as those having Pentium™ based processors as manufactured by Intel Corporation of Santa Clara, California. A bus 656 serves as the main information link interconnecting the other components of system 100. CPU 658 is the central processing unit of the system, performing calculations and logic operations required to execute the processes of the instant invention as well as other programs. Read only memory (ROM) 660 and random access memory (RAM) 662 constitute the main memory of the system. Disk controller 664 interfaces one or more disk drives to the system bus 656. These disk drives are, for example, floppy disk drives 670, or CD ROM or DVD (digital video disks) drives 666, or internal or external hard drives 668. CPU 658 can be any number of different types of processors, including those manufactured by Intel Corporation or Motorola of Schaumberg, Illinois. The memory/storage devices can be any number of different types of memory devices such as DRAM and SRAM as well as various types of storage devices, including magnetic and optical media. Furthermore, the memory/storage devices can also take the form of a transmission.

A display interface 672 interfaces display 648 and permits information from the bus 656 to be displayed on display 648. Display 648 is also an optional accessory. Communications with external devices such as the other components of the system described above, occur utilizing, for example, communication port 674. For example, port 674 may be interfaced with a bus/network linked to metrology tools 190. Optical fibers and/or electrical cables and/or conductors and/or optical communication (e.g., infrared, and the like) and/or wireless communication (e.g., radio frequency (RF), and the like) can be used as the transport medium between the external devices and communication port 674. Peripheral interface 654 interfaces the keyboard 650 and mouse 652, permitting input data to be transmitted to bus 656. In addition to these components, the control system also optionally includes an infrared transmitter 678 and/or infrared receiver 676. Infrared transmitters are optionally utilized when the computer system is used in conjunction with one or more of the processing components/stations that transmits/receives data via infrared signal transmission. Instead of utilizing an infrared transmitter or infrared receiver, the control system may also optionally use a low power radio transmitter 680 and/or a low power radio receiver 682. The low power radio transmitter transmits the signal for reception by components of the production process, and receives signals from the components via the low power radio receiver.

FIG. 7 is an illustration of an exemplary computer readable memory medium 784 utilizable for storing computer readable code or instructions including the model(s), recipe(s), etc). As one example, medium 784 may be used with disk drives illustrated in FIG. 6. Typically, memory media such as floppy disks, or a CD ROM, or a digital video disk will contain, for example, a multi-byte locale for a single byte language and the program information for controlling the above system to enable the computer to perform the functions described herein. Alternatively, ROM 660 and/or RAM 662 can also be used to store the program information that is used to instruct the central processing unit 658 to perform the operations associated with the instant processes. Other examples of suitable computer readable media for storing information include magnetic, electronic, or optical (including holographic)

storage, some combination thereof, etc. In addition, at least some embodiments of the present invention contemplate that the computer readable medium can be a transmission.

Embodiments of the present invention contemplate that various portions of software for implementing the various aspects of the present invention as previously described can reside in the 5 memory/storage devices.

In general, it should be emphasized that the various components of embodiments of the present invention can be implemented in hardware, software, or a combination thereof. In such embodiments, the various components and steps would be implemented in hardware and/or software to perform the functions of the present invention. Any presently available or future developed computer software 10 language and/or hardware components can be employed in such embodiments of the present invention. For example, at least some of the functionality mentioned above could be implemented using BASIC, C, C++ or other programming or scripting languages (e.g., TCL, Pearl, Java or SQL).

It is also to be appreciated and understood that the specific embodiments of the invention described hereinbefore are merely illustrative of the general principles of the invention. Various 15 modifications may be made by those skilled in the art consistent with the principles set forth hereinbefore.

14
CLAIMS

We claim:

1. A method for processing wafers in a manufacturing execution system using a run-to-run controller with a fault detection system, said method comprising the steps of:

5 1) receiving, into said run-to-run controller, a recipe for controlling a tool, wherein said recipe includes at least one setpoint for obtaining one or more target wafer properties;

 2) monitoring processing of said wafers by measuring processing attributes including wafer properties and fault conditions identified by said fault detection system;

 3) forwarding said processing attributes to said run-to-run controller; and

10 4) modifying said at least one setpoint of said recipe at said run-to-run controller according to said measured processing attributes to maintain said target wafer properties, except when a fault condition is detected by said fault detection system.

2. The method of claim 1, further comprising measuring wafer properties before execution of processing.

15 3. The method of claim 1, further comprising generating a fault detection index from said measured processing attributes, and forwarding said index to said run-to-run controller for purposes of modifying said at least one setpoint.

4. The method of claim 1, wherein said modifying comprises comparing a predicted output against an acceptable tool specification limit.

20 5. The method of claim 1, wherein said modifying comprises comparing a predicted output against an acceptable tool range.

6. The method of claim 1, further comprising terminating said processing upon detection of a fault condition.

7. The method of claim 1, wherein said at least one setpoint comprises two or more setpoints.

25 8. The method of claim 1, wherein said at least one setpoint comprises at least one of temperature, pressure, power, processing time, lift position and flow rate of a material.

9. The method of claim 1, wherein said fault condition comprises a tool fault.

10. The method of claim 1, wherein said fault condition comprises a wafer property fault.

11. The method of claim 1, wherein fault detection models used to define a range of conditions

30 indicative of a fault condition are modified to incorporate, as parameters, said at least one setpoint of said recipe at said run-to-run controller.

12. The method of claim 1, wherein said measured wafer properties are not used to modify said recipe when a wafer fault is detected.

13. A method for processing wafers, said method comprising the steps of:

- 1) processing said wafers according to a recipe, wherein said recipe includes at least one setpoint for obtaining one or more target wafer properties;
- 2) measuring wafer properties;
- 5 3) detecting conditions indicative of a fault condition; and
- 4) modifying said at least one setpoint of said recipe according to said measured wafer properties to maintain said target wafer properties in the absence of a fault condition.

14. The method of claim 13, wherein processing is terminated if a fault condition is detected.

15. The method of claim 13, wherein said step of measuring occurs during processing.

10 16. The method of claim 13, wherein said step of measuring occurs after processing.

17. The method of claim 13, wherein fault detection models used to define a range of conditions indicative of a fault condition are modified to incorporate, as parameters, said at least one setpoint of said recipe.

18. A system for processing wafers in a manufacturing execution system, said system comprising

15 a run-to-run controller for controlling a tool according to a recipe received from said manufacturing execution system, wherein said recipe includes at least one setpoint for obtaining one or more target wafer properties;

20 a sensor for measuring processing attributes including wafer properties;

25 a fault detector for monitoring said wafer properties to detect conditions indicative of a fault condition and forwarding said conditions to said run-to-run controller; and

wherein said at least one setpoint of said recipe is modified according to said processing attributes to maintain said target wafer properties, except when a fault condition is detected by said fault detection system.

19. The system of claim 18, further comprising a sensor for measuring wafer properties before

25 execution of processing.

20. The system of claim 18, wherein said fault detector generates a fault detection index from said measured processing attributes, and forwards said index to said run-to-run controller for purposes of modifying said at least one setpoint.

21. The system of claim 18, wherein said run-to-run controller modifies said at least one setpoint

30 by comparing a predicted output against an acceptable tool specification limit.

22. The system of claim 18, wherein said run-to-run controller modifies said at least one setpoint by comparing a predicted output against an acceptable tool range.

23. The system of claim 18, wherein said run-to-run controller terminates processing upon detection of a fault condition.

24. The system of claim 18, wherein said at least one setpoint comprises two or more setpoints.
25. The system of claim 18, wherein said at least one setpoint comprises at least one of temperature, pressure, power, processing time, lift position and flow rate of a material.
26. The system of claim 18, wherein said fault condition comprises a tool fault.
- 5 27. The system of claim 18, wherein said fault condition comprises a wafer property fault.
28. The system of claim 18, wherein fault detection models used to define a range of conditions indicative of a fault condition are modified to incorporate, as parameters, said at least one setpoint of said recipe at said run-to-run controller.
29. A system for processing wafers, said system comprising:
 - 10 a run-to-run controller for processing said wafers according to a recipe, wherein said recipe includes at least one setpoint for obtaining one or more target wafer properties;
 - a sensor for measuring wafer properties;
 - a fault detector for detecting conditions indicative of a fault condition; and
 - wherein said run-to-run controller modifies said at least one setpoint of said recipe according to
 - 15 said wafer properties to maintain said target wafer properties in the absence of a fault condition detected by said fault detector.
30. The system of claim 29, wherein said run-to-run controller does not modify said at least one setpoint of said recipe if a fault condition is detected.
31. The system of claim 29, wherein said sensor measures wafer properties during processing.
- 20 32. The system of claim 29, wherein said sensor measures wafer properties after processing.
33. The system of claim 29, wherein fault detection models used to define a range of conditions indicative of a fault condition are modified to incorporate, as parameters, said at least one setpoint of said recipe at said run-to-run controller.
34. A system for processing wafers in a manufacturing execution system using a run-to-run controller with a fault detection system, said system comprising:
 - 25 means for receiving, into said run-to-run controller, a recipe for controlling a tool, wherein said recipe includes at least one setpoint for obtaining one or more target wafer properties;
 - means for monitoring processing of said wafers by measuring processing attributes including wafer properties and fault conditions identified by said fault detection system;
 - 30 means for forwarding said processing attributes to said run-to-run controller; and
 - means for modifying said at least one setpoint of said recipe at said run-to-run controller according to said processing attributes to maintain said target wafer properties, except when a fault condition is detected by said fault detection system.

35. The system of claim 34, further comprising means for measuring wafer properties before execution of processing.

36. The system of claim 34, further comprising means for generating a fault detection index from said measured processing attributes, and means for forwarding said index to said run-to-run controller for purposes of modifying said setpoints.

5 37. The system of claim 34, wherein said means for modifying comprises means for comparing a predicted output against an acceptable tool specification limit.

38. The system of claim 34, wherein said means for modifying comprises means for comparing a predicted output against an acceptable tool range.

10 39. The system of claim 34, further comprising means for terminating said processing upon detection of a fault condition.

40. The system of claim 34, wherein said fault condition comprises a tool fault.

41. The system of claim 34, wherein said fault condition comprises a wafer property fault.

15 42. The system of claim 34, wherein fault detection models used to define a range of conditions indicative of a fault condition are modified to incorporate, as parameters, said at least one setpoint of said recipe at said run-to-run controller.

43. A system for processing wafers, said system comprising:
means for processing said wafers according to a recipe, wherein said recipe includes at least one setpoint for obtaining one or more target wafer properties;

20 means for measuring wafer properties;
means for detecting conditions indicative of a fault condition; and
means for modifying said at least one setpoint of said recipe according to said measured wafer properties to maintain said target wafer properties in the absence of a fault condition.

44. The system of claim 43, wherein processing is terminated if a fault condition is detected.

25 45. The system of claim 43, wherein fault detection models used to define a range of conditions indicative of a fault condition are modified to incorporate, as parameters, said at least one setpoint of said recipe at said run-to-run controller.

46. A computer program embodied on a computer-readable medium for processing wafers in a manufacturing execution system using a run-to-run controller with a fault detection system, said

30 computer readable medium comprising:
computer readable instructions for receiving, into said run-to-run controller, a recipe for controlling a tool, wherein said recipe includes at least one setpoint for obtaining one or more target wafer properties;

computer readable instructions for monitoring processing of said wafers by measuring processing attributes including wafer properties and fault conditions identified by said fault detection system;

5 computer readable instructions for forwarding said processing attributes to said run-to-run controller; and

computer readable instructions for modifying said at least one setpoint of said recipe at said run-to-run controller according to said measured processing attributes to maintain said target wafer properties, except when a fault condition is detected by said fault detection system.

47. The computer-readable medium of claim 46, further comprising computer readable instructions 10 for measuring wafer properties before execution of processing.

48. The computer-readable medium of claim 46, further comprising computer readable instructions for generating a fault detection index from said measured processing attributes, and computer readable instructions for forwarding said index to said run-to-run controller for purposes of modifying said setpoints.

15 49. The computer-readable medium of claim 46, wherein said computer readable instructions for modifying comprises computer readable instructions for comparing a predicted output against an acceptable tool specification limit.

50. The computer-readable medium of claim 46, wherein said computer readable instructions for modifying comprises computer readable instructions for comparing a predicted output against an 20 acceptable tool range.

51. The computer-readable medium of claim 46, further comprising computer readable instructions for terminating said processing upon detection of a fault condition.

52. The computer-readable medium of claim 46, wherein said fault condition comprises a tool fault.

25 53. The computer-readable medium of claim 46, wherein said fault condition comprises a wafer property fault.

54. The computer-readable medium of claim 46, wherein fault detection models used to define a range of conditions indicative of a fault condition are modified to incorporate, as parameters, said at least one setpoint of said recipe at said run-to-run controller.

30 55. A computer program embodied on a computer-readable medium for processing wafers, said computer-readable medium comprising:

computer readable instructions for processing said wafers according to a recipe, wherein said recipe includes at least one setpoint for obtaining one or more target wafer properties;

computer readable instructions for measuring wafer properties;

35 computer readable instructions for detecting conditions indicative of a fault condition; and

computer readable instructions for modifying said at least one setpoint of said recipe according to said measured wafer properties to maintain said target wafer properties in the absence of a fault condition.

56. The computer readable medium of claim 55, wherein processing is terminated if a fault condition is detected.

57. The computer-readable medium of claim 55, wherein fault detection models used to define a range of conditions indicative of a fault condition are modified to incorporate, as parameters, said at least one setpoint of said recipe.

58. A method for processing items in a manufacturing execution system using a run-to-run 10 controller with a fault detection system, said method comprising the steps of:

1) receiving, into said run-to-run controller, a recipe for controlling a tool, wherein said recipe includes at least one setpoint for obtaining one or more target item properties;

2) monitoring processing of said items by measuring processing attributes including item properties and fault conditions identified by said fault detection system;

15 3) forwarding said processing attributes to said run-to-run controller; and

4) modifying said at least one setpoint of said recipe at said run-to-run controller

according to said measured processing attributes to maintain said target item properties, except when a fault condition is detected by said fault detection system.

59. The method of claim 58, further comprising measuring item properties before execution of 20 processing.

60. The method of claim 58, further comprising generating a fault detection index from said measured processing attributes, and forwarding said index to said run-to-run controller for purposes of modifying said at least one setpoint.

61. The method of claim 58, further comprising terminating said processing upon detection of a 25 fault condition.

62. The method of claim 58, wherein said at least one setpoint comprises two or more setpoints.

63. A method for processing items, said method comprising the steps of:

1) processing said items according to a recipe, wherein said recipe includes at least one setpoint for obtaining one or more target item properties;

30 2) measuring item properties;

3) detecting conditions indicative of a fault condition; and

4) modifying said at least one setpoint of said recipe according to said measured item properties to maintain said target item properties in the absence of a fault condition.

64. The method of claim 63, wherein processing is terminated if a fault condition is detected.

65. A system for processing items in a manufacturing execution system, said system comprising:
a run-to-run controller for controlling a tool according to a recipe received from said
manufacturing execution system, wherein said recipe includes at least one setpoint for obtaining one or
more target item properties;

5 a sensor for measuring processing attributes including item properties;
a fault detector for monitoring said item properties to detect conditions indicative of a fault
condition and forwarding said conditions to said run-to-run controller; and
wherein said at least one setpoint of said recipe is modified according to said processing
attributes to maintain said target item properties, except when a fault condition is detected by said fault
10 detection system.

66. The system of claim 65, further comprising a sensor for measuring item properties before
execution of processing.

67. The system of claim 65, wherein said fault detector generates a fault detection index from said
measured processing attributes, and forwards said index to said run-to-run controller for purposes of
15 modifying said at least one setpoint.

68. The system of claim 65, wherein said run-to-run controller terminates processing upon
detection of a fault condition.

69. The system of claim 65, wherein said at least one setpoint comprises two or more setpoints.

70. A system for processing items, said system comprising:

20 a run-to-run controller for processing said items according to a recipe, wherein said recipe
includes at least one setpoint for obtaining one or more target item properties;
a sensor for measuring item properties;
a fault detector for detecting conditions indicative of a fault condition; and
wherein said run-to-run controller modifies said at least one setpoint of said recipe according to
25 said item properties to maintain said target item properties in the absence of a fault condition detected
by said fault detector.




FIG. 1




FIG. 2

3/7




FIG. 3




FIG. 4

5/7




FIG. 5

WO 03/009345

PCT/US02/21942

7/7




FIG. 7